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Abstract
We propose a new ﬁeld-eﬀect transistor, the vertical metal insulator semiconductor tunnel transistor (VMISTT)
which operates using gate modulation of the Fowler–Nordheim tunneling current through a metal insulator semicon-
ductor (M-I-S) diode. The VMISTT has signiﬁcant advantages over the metal-oxide-semiconductor ﬁeld-eﬀect transis-
tor in device scaling. In order to allow room-temperature operation of the VMISTT, the tunnel oxide has to be
optimized for the metal-to-insulator barrier height and the current–voltage characteristics. We have grown TiO2 layers
as the tunnel insulator by oxidizing 7 and 10 nm thick Ti metal ﬁlms vacuum-evaporated on silicon substrates, and
characterized the ﬁlms by current–voltage and capacitance–voltage techniques. The quality of the oxide ﬁlms showed
variations, depending on the oxidation temperatures in the range of 450–550  C. Fowler–Nordheim tunneling was
observed at low temperatures at bias voltage of 2 V and above and a barrier height of approximately 0.4 eV was cal-
culated. Leakage currents present were due Schottky-barrier emission at room-temperature, and hopping at liquid
nitrogen temperature.
  2005 Elsevier B.V. All rights reserved.
PACS: 85.35.-p; 73.40.Gk; 73.61.Ng; 3.40.Qv; 73.40.Rw
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1. Introduction
Progress in integrated circuit (IC) technology
has been achieved by reduction in the total area
of individual transistors, resulting in an increase
of speed accompanied by dramatic increase in
density of device and interconnect integration.
However, the metal-oxide-semiconductor ﬁeld-
eﬀect transistor (MOSFET) has physical limits
for size reduction due to short-channel eﬀects [1].
In addition, the random location of dopants with-
in the conducting channel is expected to create
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www.elsevier.com/locate/meeﬂuctuations in the threshold voltage of the individ-
ual transistors. Another consideration is the detri-
mental eﬀect of source-drain, junction and gate
current leakage on the performance of transistors
with increasingly smaller critical dimension [2].
The introduction of metal-oxide high-k gate
dielectrics and metal gates renders obsolete one
of the key advantages of basic Si technology,
namely the thermal growth of silicon dioxide as
the gate insulator.
Many new devices that can be scaled signiﬁ-
cantly further have recently been proposed and
fabricated, such as the Schottky-barrier ﬁeld-eﬀect
transistor (SB FET) [3,4], the silicon stacked tun-
nel transistor [5] and the metal-oxide tunnel tran-
sistor (MOTT) [6]. The latter device is based on
gate modulation of Fowler–Nordheim (F–N) tun-
neling [7] between a metal source and drain
through an insulating body of approximately
10 nm thickness as shown in Fig. 1. The barrier
height of the body oxide should be low enough
to allow F–N tunneling and at the same time high
enough to prevent thermionic emission. The
source and the drain of the device are metallic
and no semiconductors or silicide contacts are re-
quired in the process. This means that the source
and the drain contact areas are minimized and
that no short-channel eﬀects exist. High speed
operation in the ps range is expected since no
minority carriers are involved and transconduc-
tance can be of the same order as for MOSFETs
(1 mS/lm). In principle, device fabrication should
be considerably cheaper than of a comparable
MOSFET. Furthermore, the transistor is non-
crystalline which means that it can be grown on
ﬂexible substrates and it is imaginable that three-
dimensional circuits can be developed. Excellent
operation with ﬁve orders of magnitude diﬀerence
between on and oﬀ current has been achieved at
90 K [6,8–10]. Notwithstanding the good initial re-
sults, the MOTT has attracted little attention due
to a variety of reasons: the room-temperature
operation is unconvincing due to thermal leakage
over the barrier, the fabrication method of the
insulating oxide barrier is not scalable, and no
complementary device exists. In this article we
propose a MOTT-like device, which alleviates
the above problems, and we present initial results
on the tunneling current through the insulating
body.
2. Theory, device design and simulation of VMISTT
The operation of the vertical metal insulator
semiconductor tunneling transistor (VMISTT) is
based upon gate modulation of F–N tunneling.
Currents due to other mechanisms, such as trap
assisted tunneling (TAT) [11], Schottky-barrier
emission (SBE), hopping, and Poole–Frenkel (P–F)
eﬀect cannot be modulated and represent leakage
currents.
The F–N tunneling current density for an ap-
plied voltage V is given by [7]
J ¼ AV
2e
 B=V; ð1Þ
tunnel barrier
drain
gated tunnel barrier
e -
source
gate oxide
metal drain
~10 nm metal oxide barrier
gate
metal source
Fig. 1. Schematic and principle of a MOTT: the metal-oxide barrier allows Fowler–Nordheim tunneling when a drain voltage is
applied. The source-drain Fowler–Nordheim tunneling current is modulated by the applied gate voltage at the gate oxide interface and
a strong tunneling channel opens up.
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A ¼ q
2=ð8phd
2UÞ; ð2Þ
B ¼ 4
ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ
2qm m0
p
U
3=2d=ð3 hÞ: ð3Þ
The symbol U stands for the metal/oxide barrier
height in eV, m* is the tunneling eﬀective mass of
the charge carrier in the barrier material, d is the
tunnel barrier width, m0 is the free electron rest
mass, q is the magnitude of electronic charge,
and  h is the reduced Plancks constant. Hence,
the ln(J/V
2) versus 1/V plot is a straight line having
a slope of  B, and is a characteristic of F–N tun-
neling current.
The VMISTT as shown in Fig. 2 is diﬀerent in
two important aspects from the MOTT. First, by
replacing the source by doped (single or poly crys-
talline) silicon and choosing an appropriate tunnel
barrier and metal drain, it is possible to make both
n-type and p-type devices. In order to realize com-
plementary operations in VMISTT it is essential to
ensure that carriers tunnel only from the semicon-
ductor to the drain electrode through the oxide
channel. That is possible when metals of low
(Al = 4.1 eV) and high (Pt = 5.1 eV) work func-
tions are chosen for n- and p-type VMISTT,
respectively. The band diagrams in Fig. 3 illustrate
the situations. For the p-VMISTT holes tunnel
from p-type Si as the tunnel barrier thins at in-
creased negative drain bias. A high work function
of the drain metal ensures that the tunnel barrier
for electrons from the drain to p-type Si is large
which minimizes the electron current. On the other
hand, for an n-type VMISTT a low value of the
metal work function ensures electron tunneling
from n-type Si to drain and suppresses hole current
in the opposite direction.
Fig. 2. Cross-sectional and top view of the schematic diagram of the proposed VMISTT.
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Fig. 3. Schematic energy band diagrams of a Pt/TiO2/p-Si and
an Al/TiO2/n-Si sample for: (a) zero bias and (b) positive and
negative substrate biases. Gate modulation will only enhance
the Si to metal tunneling and hence allow complementary
operation.
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ations using the SILVACO device simulator Atlas
[12] to show eﬃcient gate control of the proposed
devices. Transfer characteristics of the VMISTT
structure given in Fig. 4 show the drain current as
afunctionofthegatevoltageinthe0to±3 Vrange.
The F–N tunneling material parameters deﬁned in
Eq. (2) and (3) are the experimental data obtained
in this work for titanium dioxide (TiO2) as the tun-
nel oxide, being A = 2.25 · 10
 6 AV
 2 cm
 2 and
B = 9.12 · 10
6 Vcm
 1. A drain current swing of
over six orders of magnitude is obtained for rela-
tively low bias. The ratio of the dielectric constants
of the gate dielectric and the tunnel oxide heavily
inﬂuences the gate modulation as the gate ﬁeld
can penetrate further in the channel for a high gate
dielectricvalue, insimilarfashionasinaMOSFET.
The simulation assumed negligible gate leakage
which is justiﬁed if the gate dielectric energy gap
and band oﬀ-set are considerably higher than those
of the tunnel oxide. The device will hence only
operate with a low bandgap tunnel oxide which
additionally ensures low operational voltages. The
oﬀ-stateofthedevicewillbedominatedbytheleak-
age currents mentioned before.
The second advantage of the VMISTT is the
vertical lay-out, which allows the metallic oxide
to be grown by controllable, scalable methods,
such as evaporation or sputtering of a metal fol-
lowed by thermal or plasma oxidation. This will
lead to a much better controlled oxide layer and
hence a strongly reduced leakage current as com-
pared to the lateral MOTT. The surrounding gate
structure will allow more eﬃcient gate control than
its single-gate counterparts. Subsequent processing
can continue along the same lines as those for ver-
tical MOSFETs, with the gate oxide replaced by a
high-k dielectric [13–15].
TiO2 has been used in MOTTs and is expected
to be an excellent choice for the VMISTT as well,
since its band oﬀ-set is around 1 eV for both elec-
trons in the conduction band and holes in the
valence band. In the present work, we chose
TiO2 as the tunnel dielectric, and optimized its
growth conditions on p-type silicon (Si) as the
ﬁrst step towards making a VMISTT operable
at room temperatures. TiO2 has been grown by
a number of techniques, like metal organic chem-
ical vapour deposition (MOCVD) [16], sputtering
[17], anodic oxidation [9], plasma oxidation of
metallic Ti ﬁlms [18]. As exact control of the bar-
rier height is of paramount importance to control
the tunneling current only the latter method of
plasma oxidation or thermal oxidation of the
metallic constituent are expected to give the
required wetting and minimal surface roughness
to make reproducible tunnel devices [19]. The
temperature and the oxygen pressure are the
prime parameters for oxidation. Oxygen deﬁcien-
cies are expected in titanium oxide [20], whereas
the crystallinity or lack of it will inﬂuence the
currents strongly. The amorphous to crystalline
phase transition is reported to be at 360  C [21],
but likely depends on the exact circumstances.
The improvements in oxide properties grown at
a higher temperature are often counter-balanced
by an increased thermal budget and the growth
of a SiO2 layer at the TiO2/Si interface [22,23].
-3 -2 -1 0 1 2 3
10
-10
10
-8
10
-6
1x10
-4
ε
channel/ε
gate =1.0
ε
channel/ε
gate =0.3
p-VMISTT n-VMISTT
D
r
a
i
n
 
C
u
r
r
e
n
t
(
A
/
µ
m
)
Gate Voltage (V)
Fig. 4. SILVACO ATLAS device simulation of the transfer
characteristic of a p-type and n-type VMISTT using the
experimental data for the Fowler–Nordheim tunneling.
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although a thin SiO2 layer may be tolerated. Post
oxidation anneals in oxygen or forming gas might
be beneﬁcial as well. Unlike CVD methods or
sputtering of TiO2, the optimum oxidation condi-
tions strongly depend on the thickness of the
metallic ﬁlm, and analysis of thick ﬁlms bear little
resemblance to the thin metal-oxides.
3. Experimental
Titanium (Ti) layers of thickness of 7 and
10 nm were deposited on RCA-cleaned and
HF-treated 4 in. diameter, low-resistivity (0.01–
0.02 Xcm) p-type Si substrates by vacuum
e-beam evaporation without any substrate heat-
ing. The oxide was subsequently formed by ther-
mal oxidation at 450, 500, and 550  C for
30 min. Subsequently, front contacts using sha-
dow masks and back contacts were formed by
vacuum evaporation of 1 lm thick aluminium
(Al) layers. The high Si doping ensured that
the back contacts were ohmic. The area of the
top contact pads used in most of the measure-
ments was 270 · 271 lm
2. Ellipsometry was per-
formed using laser light at 632.8 nm for a ﬁxed
angle of incidence of 70  to check the thicknesses
of the oxide layers. Cross-sectional scanning
electron microscopy (SEM) was done using a
Hitachi S-4800 microscope to visualize the oxide
layers grown. These conﬁrm that the thickness of
the oxidized Ti is approximately equal to the
nominal thickness for TiO2, being 1.8 times the
metallic Ti thickness. The latter values have been
used in the calculations (see Figs. 5).
Current–voltage characteristics were obtained
at room temperature and low temperatures using
the HP4155A parametric analyzer. The bias was
applied to the p-type substrate of the wafers while
the top Al contact was kept at the ground poten-
tial. Positive and negative bias sweeps were started
from zero. The low temperature measurements
were done by mounting the samples on a liquid
nitrogen cryostat, controlled by the BioRad
DL4960 temperature controller. Capacitance–volt-
age characterization was done at room tempera-
ture at 1 MHz using the HP4280A C-meter and
at variable frequency using a HP4192A impedance
analyzer. The bias was either ramped from
Fig. 5. Cross-sectional ﬁeld emission SEM micrograph of the TiO2 layer. The silicon substrate is below the oxide layer, which appears
as a bright band.
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noticeable diﬀerence.
4. Results and discussion
We analyzed the I–V and C–V data to assess
the thicknesses and dielectric constants of the lay-
ers, and identify the active carrier transport
mechanisms in order to maximize the F–N tun-
neling for VMISTT. The I–V characteristics of
the TiO2 samples are shown in Figs. 6 and 7.I t
is clear from these ﬁgures that increased oxida-
tion temperature results in a smaller current,
although the diﬀerence between 500 and 550  C
is relatively small for the 10 nm Ti ﬁlm. Reduc-
tion of leakage currents is expected with ﬁlms
closer to TiO2 stoichiometry but formation of a
SiO2 interfacial layer will also reduce the current.
However, a large (more than 1 nm) SiO2 interfa-
cial layer is unlikely as a TiO2/SiO2 double bar-
rier structure is expected to show much stronger
asymmetry between the positive and negative bias
curves [24].
The results of C–V measurements are shown in
Figs. 8 and 9. All curves show a lack of saturation
in accumulation. This is due to the very thin oxide
and high dielectric constant of the oxide which
makes the (quantum) width of the accumulation
layer of importance [25,26]. Table 1 shows the
accumulation capacitance and calculated dielectric
constant assuming the nominal oxide thickness.
The dielectric values of just below 30 are in good
agreement with the TiO2 ﬁlms deposited by chem-
ical vapour deposition by Campbell et al. [25]. The
decreasing accumulation capacitance and dielec-
tric constant with increasing oxidation tempera-
ture suggests an increase the interfacial oxide
thickness [22,23].
Fig. 10 shows the ln(I/V
2) versus 1/V F–N plot
for a 18 nm TiO2 layer at 84 and 300 K for positive
and negative substrate bias. The linear segment of
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Fig. 7. I–V characteristics of 12 nm TiO2 ﬁlms oxidized at three
diﬀerent temperatures. The current reduces strongly with
increasing temperature.
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Fig. 6. I–V characteristics of 18 nm TiO2 ﬁlms oxidized at three
diﬀerent temperatures. The current reduces strongly with
increasing temperature from 450 to 500  C. Both positive bias
and negative bias give similar levels of current.
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bias range corresponds to F–N tunneling and the
Al/TiO2 barrier height obtained from Eq. (1) is
0.3–0.4 eV, which is in good agreement with pub-
lished data [16]. As shown in Table 2, The F–N
plots for the 12 nm ﬁlms and the ﬁlms oxidized
at 450 and 500  C yield a nominal barrier height
of 0.3–0.4 eV as well. For negative bias, although
the general features are similar to those for posi-
tive bias, the F–N tunneling starts at a slightly
lower value due to the small diﬀerence in band
alignment between the Al metal and the silicon
conduction band.
The ﬂat line in the I/V
2 versus 1/V low temper-
ature curve at lower bias corresponds to a linear
I–V curve as shown more clearly in Fig. 11. Ohmic
conduction or hopping is hence the only leakage
mechanism at low temperatures. At room temper-
ature an extra current mechanism turns up in the
intermediate voltage range. Schottky barrier emis-
sion current is given by [1]
I ¼ A
  T
2e
 qU=ðkTÞe
q
ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ
qV =ð4p oxdoxÞ
p
=ðkTÞ; ð4Þ
where A** is the Richardsons constant, qU is the
barrier energy,  ox = jox 0,V is the applied bias and
the other symbols have their usual signiﬁcance.
Table 1
Accumulation capacitance at 3 V for all TiO2 layers
Ti (nm) Oxidation (C) TiO2 (nm) Cmax (Fm
 2)  s
7 450 12.5 2.55 · 10
 2 35.9
500 2.36 · 10
 2 33.2
550 1.90 · 10
 2 26.8
10 450 17.8 1.40 · 10
 2 28.2
500 1.19 · 10
 2 23.8
550 1.09 · 10
 2 21.9
The dielectric constant was calculated using the nominal
thickness of the TiO2 layers, being 18 and 12 nm TiO2 for 10
and 7 nm Ti layer, respectively.
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Fig. 8. C–V characteristics of the 18 nm TiO2 layers grown.
Decrease of capacitance with oxidation temperature is consis-
tent with increasing interfacial oxide with higher oxidation
temperature.
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Fig. 9. C–V characteristics of the 12 nm TiO2 layers grown.
The curve for the ﬁlm oxidized at 450  C shows anomalies at
high voltage due to the large current through the oxide.
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ﬃﬃﬃﬃ
V
p
Schottky plot
for the 18 nm TiO2 layer at 300 K. The ﬁt to equa-
tion (4) shows excellent agreement over a very
large current range. The nature of I–V curves in
Fig. 10 can hence be explained by invoking these
three mechanisms. The same mechanisms have
been used by Campbell et al. [16] for a TiO2 depos-
ited by chemical vapour deposition. Even though
these authors use a Pt electrode with a higher work
function and with hole tunneling as the main cur-
rent for negative gate voltage, the curves are very
similar. The biggest diﬀerence is that in our ﬁlm
the F–N tunneling starts at 2 V as compared to
more than 3 V in their devices. The most likely
reason for this discrepancy is that our interfacial
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Fig. 10. Fowler–Nordheim plots for the 18 nm TiO2 layer oxidized at 550  C for 300 and 84 K. The parameters for straight line ﬁts to
equation (1) at 84 K are tabulated in Table 2.
Table 2
Fowler–Nordheim barrier height as derived from the slope of
the F–N plots at 84 K
Ti (nm) Oxidation (C) TiO2 (nm) F–N slope (V) U (eV)
7 450 12.5 15.48 0.32
500 13.81 0.30
550 – –
10 450 17.8 26.51 0.36
500 37.63 0.46
550 30.83 0.40
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Fig. 11. I–V characteristics at 84 K for the 18 nm TiO2 layer
oxidized at 550  C at low positive substrate bias. The straight
line is indicative of Ohmic conduction or hopping.
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mated by Campbell et al. since their post-deposi-
tion anneal at 750  C in oxygen increased the
interfacial layer signiﬁcantly. Further reduction
in Schottky current is required to have a VMISTT
operating at room temperature with competitive
characteristics.
5. Conclusions
We have proposed a new transistor based upon
gate modulation of Fowler–Nordheim tunneling in
a metal insulator semiconductor diode. The verti-
cal metal insulating tunnel transistor (VMISTT)
can be fabricated by conventional methods and
complementary devices with good on/oﬀ ratio are
possible. This requires controlled Fowler–Nord-
heim tunneling of electrons and holes from a
n-type and p-type semiconductor, respectively.
The Schottky-barrier emission leakage currents
should be suppressed as far as possible. We have
grown p-type silicon–titanium dioxide–aluminium
diodes with 7 and 10 nm Ti ﬁlms thermally oxi-
dized at 450, 500, and 550  C. Fowler–Nordheim
tunneling is shown to be the dominant current
mechanism at low temperature and biases above
2 V corresponding to a barrier height of 0.4 eV.
At low temperatures the only leakage current is
hopping, but at room temperature considerable
Schottky emission is still present.
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